The amorphous silicon thin film transistors (a-Si:H TFTs) with dual intrinsic layers, namely, a bottom a-Si:H deposited at a low deposition rate and an upper layer at a high deposition rate, were investigated to improve the manufacturing throughput. It was found that the high deposition rate for the upper layer resulted in high density of states and low mobility and high threshold voltage. Although a-Si:H TFTs with high deposition rates for the u per layer still had an I,,/I,, ratios higher than 10' and saturation mobility higher than 0.4 cm2/V s, the deposition rates oP1786 and 3340 A/min exhibited a significant current crowding gnd led to low mobility and on-current in the linear region. On the other hand, a-Si:H TFTs with deposition rate of 1170 &/min for the upper layer achieved similar characteristics as those with single layer deposited at deposition rate of 482 A/min. Furthermore, the stress stability for deposition rate of 1170 Almin also showed a threshold voltage shift similar to that of a single-layer one. This indicated that the deposition rate of the upper layer for dual-layer a-Si:H TFTs must be properly chosen for applications in high resolution LCDs.
Introduction
Hydrogenated amorphous silicon (a-Si:H) thin film transistors (TFTs) have been widely studied for their practical applications, such as active matrix liquid crystal displays (AMLCDs) and image sensors. ' In particular, highperformance TFTs will have an application in high-pixeldensity LCDs? such as for use in engineering workstations and high-definition television (HDTV).
In general, there are two types of popular structures of inverted staggered a-Si TFTs made by mass production manufacturers. One is the etched-stop structure, another is the back-channel-etched ~t r u c t u r e .~
The major differences in these two types are the production process and the thickness of an intrinsic a-Si:H film. In the etched-stop type, there is a consecutive deposition of a gate nitride, an intrinsic a-Si:H, and then a second silicon nitride layer. The top nitride is then etched from the source/drain contact regions, before depositing the nt layer. The total process, including the indium-tin oxide (ITO) layer and passivation layer needs a six or more layer mask. In the back-channel-etched type, there is a consecutive deposition of a gate nitride, an intrinsic a-Si:H, and n+ a-Si in a single growth step. The n+ a-Si is then etched from the channel region of the transistor. The total process needs only a five-layer mask but a thicker intrinsic a-Si film is necessary. Owing to the cost-cutting demand for most display manufactures, the back-channel-etched type is relatively favorable. However, the required thicker intrinsic aSi:H layer will encounter a challenge in the manufacturing throughput.
Therefore, in order to improve such a throughput problem, the double amorphous silicon layer of TFT was proposed. The TFTs with a dual-layer a-Si:H film, a bottom aSi:H deposited at a low power to obtain a high quality interface layer and an upper layer deposited, named at a high power to attain the thick bulk layer, were fabricated. The deposition temperature of dual-layer a-Si:H and gateSiN, was kept at a constant temperature of 300°C.
The dual-layer a-Si:H TFTs were proposed by Takeuchi et aL4 and Kuo.~ Takeuchi et al. reported that ultrathin aSi:H TFTs in which a 1 nm thick layer of a-Si:H deposited at 20°C followed by a 14 nm thick bulk layer deposited at 250°C exhibited a mobility two times higher than that of single-layer TFTs with the same a-Si:H thickness4 The throughput of this process was influenced by different deposition temperature of dual layer. Kuo reported that a deposited multilayered thin a-Si:H film of TFTs with etched-stop type affected the quality of the a-Si:H/gate SiN, interface due to the plasma radiation damage from the high power deposition of the second a-Si:H layer. They reported that thin-multilayer a-Si:H TFT characteristics were better than a conventional single-layer a-Si:H TFT. However, the stress stability of the dual-layer a-Si:H TFT and the thicker dual-layer a-Si:H TFTs with the back channel etched structure were still not investigated. Therefore, in this paper, the dual-layer a-Si:H TFTs with back-channel-etched structure were manufactured, due to the merits as mentioned above. The effects of the deposition rate of the dual intrinsic a-Si layers were systematically investigated with respect to the single-layer a-Si TFTs deposited only with low power. Furthermore, the stability of single-layer and dual-layer a-Si:H TFTs under various bias stresses were also performed and discussed. Consequently, the a-Si:H TFTs with the optimum deposition rate of upper layer can achieve not only the manufacturing throughput but also the stability of the single-layer a-Si:H TFTs.
Experimental
The a-Si:H TFTs employed in this study have a backchannel-etched type inverted staggered structure, as shown in Fig strates, four layers, i.e., 400 nm thick SiN,, 30 nm thick low deposition rate a-Si:H, 200 nm thick high deposition rate a-Si:H, and 30 nm thick n+ a-Si:H film, were deposited successively in a 13.56 MHz multichamber plasma enhanced chemical vapor deposition (PECVD) system. The flow rate ratio of NH, to SiH, was 9, resulting in a 1.84 refractive index for the gate SiN,. For systematically investigating the electrical characteristics of the TFTs with dual intrinsic a-Si layers, the a-Si:H films were deposited with different deposition rates by changing the power density, pressure, and flow rate. Table I lists the deposition conditions of a-Si:H films with various deposition rates. The bottom layer, with a deposition rate of 482 A/min and the upper layer, with a deposition rate of 1170, 1786, or 3340 A/min were investigated. After patterning the Cr/A1 source/drain electrodes, the exposed n+ a-Si:H was removed by reactive ion etching. The channel length and width of the TFTs were 8 and 32 pm, respectively. A passivation layer was then deposited to protect the channel region. The bias stress measurements at room temperature were performed for up to lo3 s using an HP 4156A semiconductor parameter analyzer interrupted at preselected times to measure the transfer characteristics at the drain voltage of 1 V. The threshold voltage was determined from the intercept of the transfer curves plotted on a linear scale. During the stresses, the source and drain electrodes of the TFTs were commonly grounded. To restore the initial transfer characteristic^,^-^ a-Si:H TFTs were annealed at 180°C for 30 min before each bias stress measurement. The density of states in the bulk of a-Si films with various deposition rates were measured by isothermal capacitance transient spectroscopy (ICTS).lO." Figure 2 shows the transfer characteristics of the a-Si TFTs with different deposition rates of upper layers, all reflecting the IJ,, ratios greater than 106 However, they possess different threshold voltages, as shown in Fig. 3 . The saturation mobility (V, = 10 V) and liner mobility (V, = 0.5 V) of various dual-layer a-Si TFTs are shown in Fig. 4 . When the upper a-Si layer deposition rate increasing, the threshold voltage increases and the mobility decreases. It can be explained from Fig. 5 , in which the bulk density of state distribution (g(E)) is a function of the deposition rate of upper a-Si:H films. The density of states of bulk a-Si:H film are proportional to the deposition rate, especially, much high density of states for the 3340 A/min deposition rate. Obviously, the higher the deposition rate of upper layer, the higher the density of states. The density of states of the bulk a-Si:H film is closely related to its dangling bonds, which exist in positively, negatively, and neutral charged states.'"herefore, the high density of states of the bulk a-Si:H films will have a low mobility of TFTs. In Fig. 5 , the position of characteristic energy E," is different for various upper-layer deposition rates. The high deposition rate of upper layer possesses the E, position far below the conduction band E, and toward the midgap. Thus, the high bulk density of states near the midgap effectively pins the Fermi level position to far below the conduction band13 and yields a high threshold voltage. On the other hand, the transfer characteristics for various deposition rates of upper layer, all have an I,,/I,, ratio higher than 10' and saturation mobility is higher than 0.4 cm" s. However, the linear mobility shown in In the active matrix liquid crystal displays, the TFT operates in the linear regime so that V, -V, > V, . Therefore, it is important that an adequate "on-current" is maintained for low source-drain voltages, to enable full charging of the liquid crystal pixel to the voltage of the data signal. On the other hand, due to the pixel resolution increasing from VGA (640 X 480) and SVGA (800 X 600) to XGA (1024 X 768) and SXGA (1280 X 1024), the time of every scan-line is shortened gradually (typically, at 60 Hz frame frequency, 35 ps for VGA, and 16.4 ps for SXGA). During each gate pulse (the time of every scan-line), the TFTs must charge fully the pixel capacitance (which often includes an additional storage capacitance parallel to the Upper-layer deposition rate ( Nmin ) pixel capacitance for better charge retention).14 Therefore, not only the on-current is required to be high enough to charge the pixel capacitance, but also the linear mobility must be high enough to get the charge-on during each gate pulse time. As mentioned above, the characteristics of aSi:H TFTs in the linear region are very important for application in high-resolution LCDs, so the characteristics of a-Si:H TFTs in the linear region are investigated further. Figure 6 is the output characteristics of the a-Si TFTs with different deposition rates for the upper layer. The high deposition rates of 1786 and 3340 A/min result in a low I,, (Fig. 6c and d) and current crowding (a sourcedrain current which increases slowly with increasing Vg such that the output characteristics for different V, appear to crowd together15). This current crowding will deteriorate the performance of amorphous silicon thin film transistors because the current crowding will cause a degradation of the electron characteristics, especially in the linear region. It is obvious that the on-current and mobility in the linear region is decreased with increasing deposition rate of upper layer as shown in Fig. 7 . This on-current is a space charge limited current whose magnitude depends on the quality of the intrinsic a-Si:H layer.12z'6 The a-Si:H TFTs with a high density of bulk defects result a low linear mobility and on-current which will limit the resolution of a-Si TFT LCDs. From the Fig. 6a and b, only the deposition rate of upper layer with 1170 A/min has little current crowding. Hence, the dual layer with the deposition rate of 1170 A/min can be applied in the larger size and higher resolution a-Si:H TFT LCDs. Furthermore, the stress stability of the dual layer with the deposition rate of 1170 A/min was investigated. Figure 8 shows the stress stability of t h~ dual-layer a-Si:H TFTs with the deposition rate of 1170 A/min and conventional single a-Si:H layer. The threshold voltage shifts of dual-layer a-Si:H TFTs with the deposition rate 1170 A/min as compared with the single hyer (230 nm thick a-Si:H film with deposition rate of 482 A/min) exhibit similar profiles at the positive gate bias stress (-20 to 80V). On the other hand, for the negative bias stress voltage from -20 to -80 V, the curves of the threshold voltage shift vs. the stress voltage for the single-layer and dual-layer TFTs have a similar trend. According to the report of Powell et al., 13 the density of states in the bulk of the ith layer is found to be significantly less than that near the gate-insulator interface. Although the upper layer of dyal-layer a-Si:H TFTs with the deposition rate of 1170 A/min for upper layer has higher density of states than the single-layer a-Si:H TFTs, they possess the same insulator and interface of aSi:H/gate-SiN, since they have the same process for a bottom layer and SiN, films. Therefore, they possess a similar interfacial structure of a-Si:H/gate-SiN,, resulting in a similar stress stability.
Results and Discussion

Conclusions
The effect of the deposition rate on dual-layer a-Si:H TFTs was systematically investigated. It was found that the high deposition rate of upper layer resulted in high density of states. The high deposition rate of upper layer possesses an E, position far below the conduction band E, and toward the midgap, thus reducing the linear mobility and increasing the threshold voltage. The deposition rates of 1786 and 3340 A/min for the upper layer led to low linear mobility and significant crowding, which degraded the contrast and the resolution of the c$play. On the other hand, the deposition rate of 1170 A/min for the upper layer achieves similar characteristics $s the single layer deposited with a persistent rate of 482 A/min. In addition, the stress stability of the dual layer with the deposition rate of 1170 A/min for the upper layer also showed similar results to the single-layer TFTs. This indicated that the dual-layer a-Si:H TFTs can improve the manufacturing throughput and return good performance only when the deposition rate for the upper layer is properly chosen.
